

A NEW DESIGN TECHNIQUE OF REVERSIBLE GATES USING PASS TRANSISTOR LOGIC

Md. Sazzad Hossain, Md. Minul Hasan, Md. Motiur Rahman and A. S. M. Delowar Hossain

*Department of Computer Science & Engineering, Mawlana Bhashani Science and Technology University
Santosh, Tangail-1902, Bangladesh*

Received: 23 June 2009

Accepted: 20 November 2010

ABSTRACT

In this paper, we propose a new design technique of reversible gates with NMOS based pass transistor. The conventional reversible gates are based on CMOS with transmission gates. We also compare the proposed reversible gates with the conventional CMOS reversible gates which show that the required number of Transistors is significantly reduced.

Keywords: CMOS, Full adder, Feynman gates, Fredkin gate, NMOS, Pass transistor, Reversible computing.

1. INTRODUCTION

Irreversible hardware computation results in energy dissipation due to information loss. According to Landauer's research, the amount of energy dissipated for every irreversible bit operation is at least $KT \ln 2$ joules, where $K=1.3806505 \times 10^{-23} \text{ m}^2 \text{ kgs}^{-2} \text{ K}^{-1}$ (joule/kelvin) is the Boltzmann's constant and T is the temperature at which operation is performed, (Landauer, 1961; Parhami, 2006). In 1973, Bennett showed that $KT \ln 2$ energy would not dissipate from a system as long as the system allows the reproduction of the inputs from observed outputs (Bennett, 1973 and Hayes, 2006).

Reversible logic supports the process of running the system both forward and backward. This means that reversible computations can generate inputs from outputs and can stop and go back to any point in the computation history. Thus, reversible logic circuits offer an alternative that allows computation with arbitrarily small energy dissipation. Therefore, logical reversibility is a necessary (although not sufficient) condition for physical reversibility.

The paper is composed of a number of sections. Section two - Background; describes the basic of various reversible gates. Section three-Properties of Pass Transistor; describes the attributes and general operations of pass transistor. In section four-construction of proposed reversible gates are described. In section five-a Reversible full Adder is designed with proposed gates. Section six-a comparison is shown between the proposed and conventional gates. Conclusion has been drawn in the Last Chapter Section.

2. BACKGROUND

In conventional (irreversible) circuit synthesis, one typically starts with a universal gate library and some specification of a Boolean function. It is widely known that an arbitrary Boolean function can be implemented using only NAND gates. A NAND gate has two binary inputs (say A, B) but only one binary output (say P), and therefore is logically irreversible.

2.1 Reversible Gates and Circuits

Fredkin and Toffoli have shown (6) that a basic building block which is logically reversible should have three binary inputs (say A, B and C) and three binary outputs (say P, Q and R).

Feynman has proposed in (Y. van Van Rentergem *et al.*, 2005; Feynman, 1985) the use of three fundamental gates:

- The NOT gate,
- The controlled NOT gate and
- The controlled CONTROLLED NOT gate.

Together they form a set of three building blocks with which we can synthesize arbitrary logic functions.

The NOT gate can be realized,

$P = \text{NOT } A$

The CONTROLLED NOT can be realized,

When $P=A$ and

If A=0, then Q=B
 else Q=NOT B
 So we can write $Q=A \text{ XOR } B$

Table 1: Truth table of CONTROLLED NOT

| A | B | P | Q |
|---|---|---|---|
| 0 | 0 | 0 | 0 |
| 0 | 1 | 0 | 1 |
| 1 | 0 | 1 | 1 |
| 1 | 1 | 1 | 0 |

The controlled CONTROLLED NOT can be realized,

When P=A, Q=B and
 If A AND B=0, then R=C,
 Else R=NOT C

So we can write $R=(A \text{ AND } B) \text{ XOR } C$

Table 2: Truth table of controlled CONTROLLED NOT

| A | B | C | P | Q | R |
|---|---|---|---|---|---|
| 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 | 0 | 1 |
| 0 | 1 | 0 | 0 | 1 | 0 |
| 0 | 1 | 1 | 0 | 1 | 1 |
| 1 | 0 | 1 | 1 | 0 | 1 |
| 1 | 0 | 1 | 1 | 0 | 1 |
| 1 | 1 | 0 | 1 | 1 | 1 |
| 1 | 1 | 1 | 1 | 1 | 0 |

The controlled CONTROLLED NOT has a significant characteristic: it is a universal primitive which means, by combining a finite number of such building blocks, any Boolean function of any finite number of logic input variables can be implemented.

FREDKIN gate also possesses the characteristic of the controlled CONTROLLED NOT that is it is another universal primitive. It can be realized,

When P=A and
 If A=0, then Q=B
 R=C
 else Q=C
 R=B

So we can write $Q=((\text{NOT } A) \text{ AND } B) \text{ OR } (A \text{ AND } C)$
 $R=((\text{NOT } A) \text{ AND } C) \text{ OR } (A \text{ AND } B)$

Table 3: Truth table of Fredkin gate

| A | B | C | P | Q | R |
|---|---|---|---|---|---|
| 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 | 0 | 1 |
| 0 | 1 | 0 | 0 | 1 | 0 |
| 0 | 1 | 1 | 0 | 1 | 1 |
| 1 | 0 | 0 | 1 | 0 | 0 |
| 1 | 0 | 1 | 1 | 1 | 0 |
| 1 | 1 | 0 | 1 | 0 | 1 |
| 1 | 1 | 1 | 1 | 1 | 1 |

3. PROPERTIES OF PASS TRANSISTOR

3.1 Pass Transistor Logic

Pass transistor NMOS based transistor which has a control signal P1. The control signal P1 is responsible for transferring the input signal V1 (pass signal) to the output (Radhakrishnan *et al.*, 1985). This works like a switching circuit. When the P1 is activated, then the Input signal V1 will pass through the gate and will go to the Output. But the Input signal cannot pass without the activation of Control signal P1




Figure 1: Model for Pass transistor logic

The truth table for pass transistor logic is as follows:

| Control Signal (P1) | Control Signal (V1) | Output |
|------------------------|------------------------|----------------|
| 0 | 0 | High Impedance |
| 0 | 1 | High Impedance |
| 1 | 0 | 0 |
| 1 | 1 | 1 |

3.2 Threshold Voltage

A pass transistor with a threshold gate is shown in Figure 2. The threshold gate is replaced by a conventional NMOS or CMOS inverter.




Figure 2: Symbol of a pass transistor and a threshold gate

In the pass transistor in figure 2 is turned on, the output is equal to the input, while if it is turned off, then the output is in a high impedance state.

The inverting voltage v_i is represented for an NMOS inverter as:

$$v_i = -k v_d + v_i \tag{1}$$

and for an CMOS inverter as:

$$v_i = -(k(v_{dd} + v_{tp}) + v_m) / (k + 1) \tag{2}$$

Each threshold voltage v_t in MOS transistors can be fabricated by the ion-injection technology with high accuracy. Therefore, those inverters can be used as inverted threshold gate with arbitrary threshold values in the inputs y_1 and y_2 and the output z is given as used in (Markovic *et al.*, 2000):

3.3 Representation of Pass Transistor

Figure 2 shows the symbolic representations for a pass transistor with an inverted threshold gate. The definition of the values in the inputs y_1 and y_2 and the output z is given as used in reference (Markovic *et al.*, 2000)

Used in (9):

$$Y_r, Z \quad (0, 1, 2 \dots r-1,) \tag{3}$$

Figure 2: Symbol of a pass transistor and a threshold gate

The relation between y_2 and X in the inverted threshold gate is defined as:

$$\begin{aligned} \text{for } & y_2 \geq t \\ \text{for } & y_2 < t \end{aligned}$$

$$x = \begin{cases} 0 \\ 1 \end{cases} \tag{4}$$

Using the internal parameter , the relation of the input y_1 and the output z in a pass transistor is denoted as:

$$z = y_1 \langle x \rangle = \begin{cases} y_1 & \text{for } x = 1 \\ \phi & \text{for } x = 0 \end{cases} \tag{5}$$

3.4 Connection of Pass Transistor

As described in detailed in (Okihiko Ishuzuka, 1986) the pass transistor with threshold gates can be combined in series and/or parallel connection combinations. The equation (5) can be regarded as the basis of the representation of the inputs and outputs and outputs of connections (Hafiz Md. Hasan Babu *et al.*, 2004).

3.4.1 Series Connection

The series connection can be depicted as:

$$z = y \langle x_1, x_2, \dots, x_n \rangle \tag{6}$$

This is show in Figure 3




Figure 3: Series connection

3.4.2 Parallel Connection

Parallel connection for common inputs can be depicted by the equation:

$$z = y \langle x_1 \vee x_2 \vee \dots \vee x_n \rangle \tag{7}$$

This is shown in Figure4.




Figure 4: Parallel connection

While the parallel connections for different inputs can be depicted as:

$$z = y_1 \langle x_1 \rangle + y_2 \langle x_2 \rangle + \dots + y_n \langle x_n \rangle \tag{8}$$

Where '+' is an operator which satisfies the Commutative law, Law of absorption, Distributive law etc.

3.4.3 Parallel-Series Connection

The combinations of series- parallel connections can be depicted as, for common inputs (figure 5 (a)).

$$\begin{aligned} y_2 &= y_1 \langle x_1 \vee x_2 \rangle \\ z &= y_2 \langle x_3 \rangle \\ &= (y_1 \langle x_1 \vee x_2 \rangle) \langle x_3 \rangle \\ &= y_1 \langle (x_1 \vee x_2) x_3 \rangle \end{aligned} \tag{9}$$

And for different inputs (figure 5(b)).

$$y_3 = y_1 < x_1 > + y_2 < x_2 >$$

$$z = y_3 < x_3 >$$

$$= (y_1 < x_1 > + y_2 < x_2 >) < x_3 >$$

(10)

$$= y_1 < x_1 x_3 > + y_2 < x_2 x_3 >$$




Figure 5: Parallel-Series connection.

4. CONSTRUCTION OF PROPOSED REVERSIBLE GATES

4.1 NOT

The construction of the reversible NOT gate does not require any transistor (Y van Van Rentergem *et al.*, 2005). That is why it is the simplest form of reversible gate.



Figure 6: Reversible NOT gate

4.2 CONTROLLED NOT

The CONTROLLED NOT reversible gate has two types of inputs. The first one is control inputs (A, \bar{A}) they control the ON and OFF states of the transistors and thus control the transfer of pass signals (B, \bar{B}) from input to output.




Figure 7: Reversible CONTROLLED NOT gate

Now consider a set of values for control and pass signals to realize the operation of CONTROLLED NOT gate. Say, $A=1, B=1$

And corresponding inverted inputs are $\bar{A} = 0, \bar{B} = 0$

The input A controls the transistors T1 and T3 and \bar{A} controls the transistors T2 and T4. For this control the T1 and T3 are ON and T2 and T4 are OFF and we get the pass signal (B, \bar{B}) in the corresponding output lines $p = 1, \bar{p} = 0$ and $Q = 0, \bar{Q} = 1$.

Now if we consider the reverse mode of operation then control inputs will be p, \bar{p} and pass signals will be Q, \bar{Q} and outputs will be A, \bar{A} and B, \bar{B} . So if we start with the outputs of the forward mode of operation as inputs in the reverse mode we obtain the inputs of the forward mode as the outputs of the reverse mode.

4.3 Controlled CONTROLLED NOT

The controlled CONTROLLED NOT reversible gate is similar in operation with respect to CONTROLLED NOT; Except that controlling of transistors occurs twice while transferring pass signal from input to output.




Figure 8: Reversible Controlled CONTROLLED NOT gate

As the control mechanism occurs twice in this reversible gate that is why this gate is referred to as Controlled CONTROLLED NOT.

4.4 FREDKIN GATE

In FREDKIN gate the control mechanism occurs only once by the control input A while transferring the pass signals B and C to the outputs P, Q and R.




Figure 9: Reversible FREDKIN gate

5. Design of a Reversible Full Adder

If we consider a conventional Full Adder (Y van Van Rentergem *et al.*, 2005), the input section generally contains two inputs A and B with another input which is known as the carry in (C_i). The output section contains two outputs Carry out (C_o) and Sum (S). For different combination of input values, the conventional Full Adder sometimes generates the same outputs. That is why; we cannot determine the specific input values by looking at the output values. This yields that the circuit cannot be used as a reversible circuit. The solution of this problem

is to make each of the output set unique, so that by judging the output we can determine the corresponding input. Thus the Adder can be operated reversibly.

To achieve this uniqueness of the output values we need to add some extra bits both in input and output section. The extra bit in the input section is Preset input (P) and the extra bits in the output section are two garbage outputs G_1 and G_2 respectively. The truth table for reversible Full Adder has shown in table 4.

Table 4: Truth table for reversible Full Adder

| A | B | C_1 | P | SUM | CARRY | G_1 | G_2 |
|---|---|-------|---|-----|-------|-------|-------|
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 |
| 0 | 0 | 1 | 1 | 1 | 1 | 0 | 0 |
| 0 | 1 | 0 | 0 | 0 | 1 | 0 | 1 |
| 0 | 1 | 0 | 1 | 1 | 1 | 0 | 1 |
| 0 | 1 | 1 | 0 | 1 | 0 | 0 | 1 |
| 0 | 1 | 1 | 1 | 0 | 0 | 0 | 1 |
| 1 | 0 | 0 | 0 | 0 | 1 | 1 | |
| 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1 |
| 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 |
| 1 | 0 | 1 | 1 | 0 | 0 | 1 | 1 |
| 1 | 1 | 0 | 0 | 1 | 0 | 1 | 0 |
| 1 | 1 | 0 | 1 | 0 | 0 | 1 | 0 |
| 1 | 1 | 1 | 0 | 1 | 1 | 1 | 0 |
| 1 | 1 | 1 | 1 | 0 | 1 | 1 | 0 |

It can be easily verified from the above table that it fulfills two conditions: (a) all sixteen outputs ($C_0S_1G_2$) are different, such that the table is reversible, and (b) if $P=0$, then the output column C_0 and S have the values of a conventional Full Adder. The outputs ($C_0S_1G_2$) contain the same amount of information as the inputs (ABC_1P), such that backward calculation is possible.

The implementation of Full Adder using reversible logic is as follows.




Figure 10: Reversible Full Adder with two CONTROLLED NOT gates and two controlled CONTROLLED NOT gates

The construction of the reversible Full Adder consists of our proposed CONTROLLED NOT and controlled - CONTROLLED NOT reversible logic gates.

6. COMPARISON

Pass transistor can be constructed by using either NMOS or CMOS. The NMOS version has the fastest fall time and the CMOS version has the fastest rise time, but requires a pre-charge period that may extend clock cycle time. Complementary pass networks incur extra pull down delay. In comparison with regular gates, the merging of source and drain regions is difficult, leading to higher internal node capacitances. The CMOS construction requires full transmission gates and if we compare the number of transmission gates with the NMOS construction, we find that NMOS requires fewer transistors. Pass networks, due to their lower stray capacitance are good for low power and high performance systems.

The following table describes the exact amount of transistors required to construct reversible gates using proposed NMOS based technique and conventional CMOS based technique.

Table 5: No. of transistors used in proposed NMOS and Conventional CMOS based reversible gates

| Gates | Proposed NMOS | Conventional CMOS |
|---------------------------|---------------|-------------------|
| NOT | 0 | 0 |
| CONTROLLED NOT | 4 | 8 |
| CONTROLLED-CONTROLLED NOT | 10 | 16 |
| FREDKIN | 8 | 16 |

Using the conventional CMOS reversible transmission gates, the construction of the circuit described in figure 10 will require $2 \times 8 + 2 \times 16 = 48$ transistors. Here, 8 is the no. of transistors in CONTROLLED NOT and 16 is the no. of transistors in CONTROLLED-CONTROLLED NOT reversible gate (Y van Van Rentergem *et al.*, 2005). Meanwhile, the construction of the same circuit using the proposed reversible gates will require $2 \times 4 + 2 \times 10 = 28$ transistors. The optimal design contains three CONTROLLED NOT gates and one FREDKIN gate (1), i.e. $3 \times 8 + 1 \times 16 = 40$ transistors. But if we design this optimal circuit with our NMOS pass transistor reversible gate requires only $3 \times 4 + 1 \times 8 = 20$ transistors. So, our proposed design significantly reduces the number of transistors in the circuit.

7. CONCLUSION

We have constructed the NMOS based reversible gate. It uses fewer transistors with comparing to conventional CMOS based logic. This yields that the amount of space of the circuitry is reduced, as well as the gates operate with low power dissipation. The time of operation should also decrease i.e. the circuit will work much faster. The proposed technique can be enhanced in future by testing this proposed design in various simulators and in real world application circuits.

REFERENCE

- Y van Van Rentergem and Alexix De. Vos: Optimal design of reversible full adder, *Int. Joum, Of Unconventional Computing*, 1, 339-355, 2005.
- Landauer R.: Irreversibility and heat generation in the computing process, *IBM J. Research and Development*, 5(3): 183-191, 1961.
- Parhami B.: Fault tolerant reversible circuits. *Proc. 40th Asilomar Conf. Signals, Systems, and Computers*, October, Pacific Grove, CA, 2006.
- Bennett C. H.: Logical reversibility of computation. *IBM J. Research and Development*, 17: 525-532, 1973.
- Hayes B.: Reverse engineering. *American Scientist*, 94: 107-111, 2006.
- Fredkin E. and T. Toffoli: Conservative logic. *Int'l J. Theoretical Physics*, 21: 219-253, 1982.
- R. Feynman: Quantum Mechanical Computers, *Optics News*, 11, 11-20, 1985.
- Radhakrishnan, D., Streling R. Whitaker, and Gary K. Maki, Formal Design Procedures for pass Transistor Switching Circuit, *IEEE Journal Of Solidstate Circuit*, Vol. SC, -20, April 1985.
- D. Markovic, B. Nikolic and V.G. Oklobdzija: A general method in synthesis of pass-transistor circuits, *Microelectronics Journal* 31 991-998, 2000.
- Okihiko Ishizuka: "Synthesis of Pass Transistor Network Applied to Multi-Valued Logic, *IEEE Trans*, 1986.
- Hafiz Md. Hasan Babu, Moinul Islam Zaber, Md. Mazder Rahman and Md. Rafiqul Islam, Implementation of Multiple-Valued Flip-Flips Using Pass Transistor Logic. *Proceeding of the EUROMICRO Systems on Digital System Design (DSD'04)*.